

Introduction to VHDL

What is VHDL?

- ★ VHDL is a short form of VHSIC Hardware Description Language where VHSIC stands for Very High Speed integrated circuits.
- ★ it's a hardware description language—means it describes the behavior of a digital ckt and also it can be used to derive or implement a digital circuit/system.
- ★ it can be used for digital circuit synthesis as well as simulation.
- ★ it is used to build digital system/ckt using programmable logic device like CPLD (Complex Programmable Logic Device) or FPGA (Field Programmable Gate Array).
- ★ VHDL Program (Code) is used to implement digital circuit inside CPLD/FPGA, or it can be used to fabricate ASIC (Application Specific integrated circuit)
- ★ it is very useful in developing high end, sophisticated microprocessor or micro controller like ASIP (Application Specific instruction Processor) or PSOC (Programmable System on chip)

//_

Now before going into more details about VHDL, let us first see how and why there was a need for VHDL.

Why VHDL?

in 1980's US DoD (Department of Defence) initiated the VHSIC Program.

- ★ Different hardware designing Companies started developing their ICs with their own HDL. All Companies had their own & different HDL.
- ★ So the Problem was all these different Companies Cannot exchange their Code & designs with another.
- ★ Also, all Companies Provide their chip design to DoD with different HDL.
- ★ So there was a requirement to Standardized hardware description language for digital circuit / system design, documentation, and Verification.

Advantages of VHDL →

- ★ its Vendor - Independent.
- ★ it is Portable.
- ★ it is reusable.
- ★ it Supports hierarchical design — whole big and Complex System Can be modelled as an interConnection of Small Components and

again Components Can be further modelled as an interConnection of SubComponents.

- * All Statements of VHDL Program are executed Concurrently (unless & untill the Statement are Placed inside Procedure, function or Process)
- * it is human-readable as well as machine readable.
- * it is IEEE & ANSI Standard.
- * Supports different design methodologies like top-down, bottom-up, mix etc.
- * Can be used to design Combinational, Sequential or mixed digital circuits using three different methods.
 - 1) data flow
 - 2) behavioural
 - 3) Structural


Brief history of VHDL origin →

- 1) In 1985 the first Version of VHDL 7.2 was developed by IBM, TEXAS INST, and intermatrix under a Contract of DOD.
- * In 1987 it was Standardized by IEEE with IEEE 1076 Standard. After that new Standard IEEE 1164 was given to VHDL that is now a day's used every where.
 - * ANSI also recognizes VHDL, and Standard VHDL reference manual is made available by IEEE that has an official description of this VHDL.

//_

Now after getting enough information about VHDL. let us move ahead with designing digital circuits using VHDL.


VHDL Design flow →



RTL level

Gate level

Gate level



FPGA CPLD
ASIC

1) VHDL design flow starts with writing the VHDL Program. Various manufacturing Companies like XILINX, Altera etc. provide their own Software development tools like XILINX ISE, Altera Quartus etc. to edit, Compile, and Simulate VHDL Code. In this VHDL Code, the circuit is described in RTL (Register Transfer level)

2) This VHDL Code is Compiled, and it generates Netlist at Gate level. The Compiler Converts high level VHDL Code in RTL to Gate level.

3) This Netlist is further optimized to get optimized Netlist again at Gate level. Optimization is done for better Speed and less Space. The Simulation of design is done at this stage.

4) Finally a physical device is implemented on CPLD / FPGA, or final MASK is prepared for ASIC from this optimized Netlist by place & route software (fitter). Once again the final device can be simulated & verified.

This is the digital ckt design flow using VHDL. Now because VHDL is also one kind of Programming language. It also

//_

has its Program Structure (similar to other Programming Language like C Program Structure)
So as a Next Step, let us learn what the VHDL program structure is?

VHDL Program Structure →

- ★ All the VHDL Program Consist of at least two Component: Entity & Architecture.
- ★ It may have additional Components like Configuration, Package declaration, body, etc. as per requirements.

The Structure of the VHDL Program is like.

```
LIBRARY library name;  
USE library name. Package name. Package parts;
```

```
ENTITY entity name IS
```

```
  PORT (Port name : Post mode Post type;  
         Port name : Post mode Post type;  
         Port name : Post mode Post type;
```

```
         !
```

```
         !
```

```
         !
```

```
         !
```

```
         !
```

```
         !
```

```
         !
```

```
         !
```

```
         !
```

```
         !
```

```
         !
```

```
         !
```

```
         !
```

```
         !
```

```
         !
```

```
         !
```

```
         !
```

```
         !
```

```
         !
```

```
         !
```

```
  END entity name;
```

```
ARCHITECTURE archi name OR entity name IS  
  declarations  
  BEGIN
```

Code (Sequential or Concurrent Statements)

END architecture name

library declaration →

- * The library Contains all the piece of Code that is used frequently. it will allows us to reuse them again & again. Also, this Can be Shared with other designs.
- * It Starts with keyword LIBRARY followed by library name.

There are three libraries usually used in all VHDL Codes.

- 1) IEEE — Specifies multilevel logic system.
- 2) Std — resource library for VHDL design environment.
- 3) Work — used for Saving our Project work & Program file (.vhd)

- * However, in Program Code, we need to declare only the IEEE library because the other two libraries are default libraries.

- * Now to add library Package and its part use keyword is used with library name. library Package and Package parts.

for example in the IEEE library, the Package is Std-Logic-1164 and to add all its Part we can write.

LIBRARY ieee

USE ieee, Std-Logic-1164, all;
So all VHDL Program Start with above two Statements for library declaration.

Entity declaration:

- * Entity defines input-output connections of the digital circuit with which it can interact with other components / circuit.
- * It declares the no. of input given to the ckt and the number of outputs taken out from the circuit.
- * Also, it declares any intermediate signals that are used within the circuit itself.
- * Entity declaration starts with the keyword ENTITY. The user has to give desired name to entity often related to a circuit that is being designed like 'mux', 'decoder', 'adder', 'Counter' etc. (the rule of thumb for any VHDL program is the program file name must be same as entity name)
- * Inside entity, input-output pins of a circuit are declared using keyword PORT.
- * PORT (means interfacing pins) are declared with Port-name, Port-mode, and Port-type.

1) Port-name — It's a user-defined name of the input-output pin.

2) Port-mode — There are four types of port mode IN, OUT, INOUT and BUFFER. IN indicates as input pin, that can be read-only. OUT indicates as output pin and its write-only. Both these pins are unidirectional. INOUT pin is bidirectional that can be read as well as write. BUFFER is used for the intermediate output.

3) Port-type — It can be BIT, BIT-VECTOR, STD-LOGIC, etc.

★ After declaring all interfaces, the entity declaration ends with keywords END followed by entity name.

★ Let us see an entity example for two-input AND Gate.

ENTITY and gate is
PORT (a, b : IN BIT;
y : OUT BIT);

End and gate;

★ Similarly, we can write an entity for half adder as

//_

```

ENTITY half adder IS
  PORT (a, b : IN BIT;
        Sum, Carry : OUT BIT);
  End half adder;
  
```

Architecture →

- 1) Architecture declares the functionalities of the digital circuit.
- 2) it gives internal details of an entity that means how input - outputs are interconnected.
- 3) it describes behavior of the circuit means how the circuit generates required output from given inputs.
- 4) The architecture declaration starts with keyword ARCHITECTURE followed by architecture - name and entity - name.
- 5) The BEGIN keyword indicates the starting of the architecture body. The body includes sequential or concurrent statements that describe circuit functionality.
- 6) The architecture body ends with keyword END followed by architecture - name.
- 7) Here is the architecture of 2 input AND gate (the entity is as given above)

ARCHITECTURE and gate arch. of and gate is

BEGIN

```

  y <= a and b;
END and gate architecture;
  
```

★ Similarly, let us write architecture to half adder.

ARCHITECTURE half adder architecture
of half adder is

BEGIN

Sum $\leftarrow a \text{ XOR } b$;

Carry $\leftarrow a \text{ and } b$;

END half adder architecture ;

★ There are three different modelling styles for architecture body.

1) Data flow Style $\rightarrow$ In this modelling

Style the circuit is described using Concurrent Statements.

2) Behavioral Style $\rightarrow$ In this modelling

Style the circuit is describe using Sequential Statements.

3) Structural Style $\rightarrow$ In this modelling

Style the circuit is described using different Inter Connected Components.

★ There Can be one more modelling style also that is mix modelling style - a Combination

//_

of any two or all three styles given above.

③ Structural flow model →

```
library ieee;  
use ieee. std - logic - 1164. All;
```

```
entity fullAdder - Structural is  
Component XOR21 is
```

```
Port (a, b : in Std - logic;  
      c : out Std - logic);
```

```
end Component;
```

```
Component and21 is
```

```
Port (a, b : in Std - Logic;  
      c : out Std - Logic);
```

```
end Component;
```

```
Component or31 is
```

```
Port (a, b, c : in Std - logic;  
      d : out Std - logic);
```

```
end Component;
```

```
Signal S1, C1, C2, C3 : Std - logic;  
Begin
```

```
U1 : XOR21 Port map (a, b, S1);
```

```
U2 : XOR21 Port map (S1, C1, sum);
```


```
U3 : and21 Port map (a, b, C1);
```

```
U4 : and21 Port map (C1, b, C2);
```


```
U5 : and21 Port map (a, C1, C3);
```

```
U6 : or31 Port map (C1, C2, C3, Carry);
```

```
end Behavioral;
```



Full Adder



$$\begin{aligned}
 \text{Sum} &= A \oplus B \oplus \text{Cin} \\
 \text{Cout} &= AB + B\text{cin} + A\text{Cin}
 \end{aligned}$$

$\downarrow \quad \quad \downarrow \quad \quad \downarrow$
 $s_1 \quad \quad s_2 \quad \quad s_3$
 $\downarrow$
 s_4

internally generated signals are required.

```
Library IEEE;
use IEEE. Std-Logic-1164.all;
entity fullAdder is
Port (A, B, Cin : in Std-Logic;
      Sum, Cout : out Std-Logic);
end entity;
```

Architecture Structural of fullAdder is

```
Component XOR2 is
Port (A, B : in Std-Logic;
      C : out Std-Logic);
end Component;
```

```
Component and2 is
Port (A, B : in Std-Logic;
      C : out Std-Logic);
end Component;
```

```
Component OR2 is
Port (A, B : in Std-Logic;
      C : out Std-Logic);
end Component;
```

Begin

```
Signal S0, S1, S2, S3, S4 : bit;
X1 : XOR2 Port map (A, B, S0);
X2 : XOR2 Port map (S0, Cin, Sum);
A1 : And2 Port map (A, B, S1);
A2 : And2 Port map (B, Cin, S2);
A3 : And2 Port map (A, Cin, S3);
O1 : Or2 Port map (S1, S2, S4);
O2 : Or2 Port map (S3, S4, Cout);
```

01 : or 2 Port map (S4, S3, Cout);

2x4 Decoder

library IEEE;

use IEEE.STD-LOGIC-1164.ALL;

entity Decoder_2x4 is

Port (A, B : in STD-LOGIC);

y0, y1, y2, y3 : in out STD-LOGIC);

end Decoder_2x4;

Begin

y0 <= (not A) and (not B);

y1 <= (not A) and B;

y2 <= A and (not B);

y3 <= A and B;

end Behavioral;

Behavioral modelling →

Architecture Behavioral of Decoder -
2x4 - Behavioral is

begin

P1 : Process (A, B)

begin

if (A = '0' and B = '0') then

y0 <= '1';

y1 <= '0'; y2 <= '0'; y3 <= '0';

elsif (A = '0' and B = '1') then