

1 / 1

further Processing Such as Place & Route, timing Analysis & Programming of the PLD.

Synthesis tools, Such as Xilinx, Vivado or Synopsys Design Compiler, are used to perform this step. These tools take into account the specific PLD Architecture & optimize the design accordingly.

Simulation → Simulation is a crucial step in the PLD design flow. where the Digital ckt is simulated to verify its functionality & performance. During Simulation the following steps are involved.

- ① Testbench Preparation → Creating test Cases for the design.
- ② Simulator Selection → choosing the appropriate Simulator tools.
- ③ Simulation Run → Running the design & testbench in the Simulator.
- ④ Result Analysis → Analyzing the Simulation results & Verifying the design functionality.

The benefits of Simulation include.

E32401462761

- 1) Helping to detect design errors.
- 2) Optimize Performance.
- 3) Verifying the designs functionality.

Sequential Circuit →

VHDL Code for JK flip flop using

Case Statement →

```
library ieee;  
use ieee.std_logic_1164.all;  
entity JKflip_flop is  
  Port ( J, K, clk, rst : in std_logic;  
         Q : out std_logic );  
end JKflip_flop;
```

Architecture behavior of JK flip flop is

Signal State: std_logic;

Signal Value: std_logic_vector(1 downto 0);

begin

process (clk, rst)

begin

value <= J & K;

if rst = '1' then state <= '0';

elsif clk'event and clk = '1'
 then

Case value is

```

When "11" => State <= Not State;
When "10" => State <= '1';
When "01" => State <= '0';

```

```

When others => State <= not State;
end Case;
end if;
end Process;
Q <= State;

```

```

end behavior;

```

• VHDL Code for JK - FlipFlop using if - else Statement

```

library ieee;
use ieee std - logic - 1164. all;
entity JKFF is
Port (J, K, clk, rst: in std - logic;
      Q: out std - logic);
end JKFF;

```

Architecture behavior of JKFF is

```

Signal temp: std - logic;
begin

```

```

Process (clk, rst)
begin

```

```

if rst = '1' then temp <= '0';
elsif clk'event and clk = '1' then
if (J = '1' and K = '1') then temp <= not
temp;

```




```

    elsif (J='1' and K='0') then temp <= '1';
    elsif (J='0' and K='1') then temp <= '0';
    else temp <= temp;
    end if;
  end if;
end process;

Q <= temp;

end behavior;


```



logic symbol & internal structure of
J-K flip flop

i) Can be designed using J-K flip-flop by connecting J and K inputs together to a single input T as shown in fig.

Input clk	T	Output Q	State
↑	0	Q	No change
↑	1	$\overline{Q}$	Toggle
0	X	Q	No change



VHDL Code for T-Flip Flop using if-else Statement →

```
library ieee;  
use ieee. Std-Logic-1164.all;  
entity Tff is  
  Port (T, clk, rst : in Std-Logic);  
        Q, Qbar : out Std-Logic);  
end Tff;
```


Architecture behavior of Tff is

```
signal temp : Std-Logic;  
begin  
  process (clk, rst)  
  begin  
    if rst = '1' then temp <= '0';  
  elsif clk' event and clk = '1' then  
    if T = '1' then  
      temp <= not temp;  
    else temp <= temp;  
    end if;  
  end if;  
end process;  
Q <= temp;  
Qbar = not temp;  
end behavioral;
```

Registers → Registers are the digital circuits which we used to store n -bits information and each bit is stored in a flip flop. Generally, registers

are built with D-flip flops. Registers can also be designed using S-R and J-K flip flops. A registers may output data either in Serial form or in parallel form. Serial output means that data is transferred out of the register, one bit at a time.

Parallel output means that the entire data ~~is transferred~~ stored in the register is available in parallel form and can be transferred out at the same time. The circuit diagram for a 4 bit register and its VHDL Code.



4 bit Register

VHDL Code for Register

```
library ieee;
use ieee.std_logic_1164.all;
entity register is
Port (D : in std_logic_vector
      (3 downto 0);
      clk, rst : in std_logic;
      Q : out std_logic_vector (3 downto 0);
end register;
```

Architecture behavior of register is
begin

```
    process (clk, rst)
    begin
        if rst = '1' then
            Q <= "0000";
        elsif clk'event and clk = '1' then
            Q <= D;
        end if;
    end process;
end behavior;
```

VHDL Code for n-bit Register

```
library ieee;
use ieee.std_logic_1164.all;
entity reg8 is
generic (n : integer := 8)
Port (D : in std_logic_vector (n-1 downto 0);
      clk, rst : in std_logic;
```

Signal <= , generic variable :=

```
Q : out std-logic-vector (n-1 downto 0);
end reg8;
```


architecture behavior of reg8 is
begin

```
Process (clk, rst)
begin
  if rst = '1' then
```

```
    Q <= (other => '0');
  elsif clk event and clk = '1' then
    Q <= D;
  end if;
end Process;
end behavior;
```

4 bit SISO Shift Register using

D flip flop



parallel o/p
4-bit SISO shift registers.

```

library ieee;
use ieee.std_logic_1164.all;
entity shift4 is
port (In, clk : in std_logic;
      Q : out std_logic_vector(1 to 4))
end shift4;

```

Architecture behavior of shift4 is

```

Signal State : std_logic_vector(1 to 4)
begin

```

```

    process (clk)

```

```

        begin
            if clk'event and clk = '1' then
                State(4) <= In;
                State(3) <= State(4);
                State(2) <= State(3);
                State(1) <= State(2);
            end if;

```

```

        end process;

```

```

        Q <= State;
    end behavior;

```

4 bit Binary Counter

```
library IEEE;  
use IEEE.STD-LOGIC-1164.ALL;  
use IEEE.STD-LOGIC-ARITH.ALL;  
use IEEE.STD-LOGIC-UNSIGNED.ALL;
```

entity Counter is

```
Port (rst, clk : in std-logic;  
      O : out std-logic-vector(0 to 3));  
end Counter;
```

architecture Count - arch of Counter is

```
Signal Count : std-logic-vector(0 to 3);  
begin  
  Process (rst, clk)  
  begin  
    if (rst = '1') then Count <= "0000";  
  elsif (clk'event and clk = '1') then  
    Count <= Count + 1;  
  end if;  
end Process;  
O <= Count;  
end Count behavioral;
```

The up-down binary Counter (4bit)

VHDL Program

```
library IEEE;  
use IEEE.STD-LOGIC-1164.ALL;  
use IEEE.STD-LOGIC-ARITH.all;  
use IEEE.STD-LOGIC-UNSIGNED.all;
```

entity Counter is

```
Port (rst, clk, up-down : in std_logic;  
      o : out std_logic_vector (0 to 3));  
end Counter;
```

Architecture Count - arch of Counter is
Signal Count : std_logic_vector (0 to 3);

begin

```
if (rst = '1') then Count <= "0000";  
elsif (clk'event and clk = '0') then  
if (up-down = '1') then Count <= Count - 1;  
else
```

```
Count <= Count + 1;
```

```
end if;
```


```
end if;
```

```
end process;
```

```
o <= Count;
```

```
end Count - arch;
```

— / — / —



VHDL Code for PISO Shift register

```

library ieee;
use ieee.Std-Logic-1164.all;
entity Shiftreg is
Port ( 0: in Std-logic-Vector(0 to 3);
      SL, CLK: in Std-logic;
      Q: out Std-logic);
end Shiftreg;

```


architecture behaviour of Shift reg is

```

Signal temp : Std_logic_Vector(0 to 3);
begin
  Process (clk)
  begin
    if clk'event and clk = '1' then
      if SL = '0' then temp <= D;
      else
        temp (1) <= temp (0);
        temp (2) <= temp (1);
        temp (3) <= temp (2);
      end if;
    end process;

    Q <= temp (3);
  end behaviour;

```



VHDL Code for 4-to-1 Multiplexer Shift Register

```
library ieee;
```

```
use ieee.std_logic_1164.all;
```

```
entity Shift_reg is
```

```
Port (D : in std_logic_vector (0 to 3);  
      clk : in std_logic;  
      Q : out std_logic_vector (0 to 3));  
end Shift_reg;
```

Architecture behavior of Shift_reg is

```
Signal temp : std_logic_vector (0 to 3);  
begin
```

```
Process (clk)  
begin
```

```
if clk'event and clk = '1' then  
    temp <= D;  
end if;
```

```
end Process;
```

```
Q <= temp;
```

```
end behavior;
```

Q is temp. Value circuit is Automatically
Q₀, Q₁, Q₂, Q₃ is temp₀, temp₁, temp₂, temp₃


temp₀ → D₀

temp₁ → D₁

temp₂ → D₂

temp₃ → D₃

Universal Shift Register →



S ₁	S ₀	State
0	0	Hold
0	1	Parallel in
1	0	Shift left
1	1	Shift right

Universal Shift Register

VHDL Code for Universal Shift Register

library IEEE;

use IEEE.Std-logic-1164.all;

entity uni-reg is

Port (clk, is, il : in Std-logic;

S : in Std-logic-Vector (1 downto 0);

d : in Std-logic-Vector (3 downto 0);

q : out Std-logic-Vector (3 downto 0));

_____ / _____ / _____

Signal qtemp : std_logic_vector(3 downto 0)
:= "1010";



When "00" $\Rightarrow$ $q_temp \leq q_temp$;
 When "01" $\Rightarrow$ $q_temp \leq d$;
 When "10" $\Rightarrow$ $q_temp \leq q_temp$ (2 down to 0) & il ;
 When other $\Rightarrow$ $q_temp \leq iio$ & q_temp (3 down to 1);

```
end if;
```

end Process;

$q \angle = q \text{ temp}$

end behavior;



Timing diagram

Asynchronous 2 bit Ripple (Asynchronous) up Counter

library ieee;

use ieee.std_logic_1164.all;

entity upCounter is

Port (clk, reset : in std_logic;

Q : buffer std_logic_vector
(1 downto 0));

end upCounter;

Architecture behavior of upCounter is
begin

Process (clk, reset)

begin


if reset = '1' then

```

    Q <= "00";
    elsif clk'event and clk = '0' then
        Q <= Q + 1;
    end if;
    end process;
    end behavior;

```

4 bit Ripple up Counter using Positive edge triggered flip flops



a) Logic Diagram

