

Architecture behavior of upcount is 1/1

```
begin
  process (clock, reset)
  begin
    if reset = '1' then
      Q <= 0;
    elsif clk 'event and clk = '1' then
      if E = '1' then
        Q <= In;
      else
        Q <= Q + 1;
      end if;
    end if;
  end
end
```

if $E=1$ then the flip flops in the Counter are loaded parallelly with the value of input In on positive clock edge. But if $E=0$, the Counter state will be incremented.

VHDL Code for 3-bit Synchronous up Counter

```
library ieee;
use ieee.std_logic_1164.all;
entity Counter3 is
    Port ( clk, reset : in std_logic;
          Count : inout integer range 0 to 7 );
end Counter3;
Architecture behaviour of Counter3 is
begin
    process (clk)
    begin
        if clk'event and clk = '1' then
            if (reset = '1' or Count >= 7) then
                Count <= 0;
            else
                Count <= Count + 1;
            end if;
        end if;
    end process;
end behaviour;
```

Designing of such kind of Synchronous Counter is a long process. It is done in various steps following finding the no. of flip flops, states diagrams, choice of flip flop and excitation tables and then finding the boolean expression for each flip flop output using K-maps.

without going in the depth of design
procedure of Synchronous Counter VHDL
Code for 3-bit Synchronous up Counter
is shown below which Counts from 0 to 7.


The Code describe a 3-bit Synchronous
up Counter. it has two input rst &
 clk and one op Count. Since it is
a Synchronous Counter priority is given
to clock and only clock signal is present
in Sensitivity list. in this Counter
if $Reset = '1'$ or $Count \geq 7$ then on
the next tr clk edge 0 is assigned
to Count. But if $reset = 0$ Count is
incremented on each positive clk pulse.

Shift Register Counter $\rightarrow$

- ① Ring Counter
- ② Johnson Counter

In a Johnson Counter, the Complement
of the output of last flip flop (FF_3).
is Connected back to the input
D of first flip flop (FF_0).

This feed back circuit produces a special
Sequence of States. Notice that the 4-
bit Sequence has total of eight States.
that is, a Johnson Counter produces
a modulo of $2n$.



a) Circuit Diagram

clock	Q ₀	Q ₁	Q ₂	Q ₃
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1

b) 4 bit Johnson Sequence.

```

entity Johnson is
  generic (size : integer := 4);
  port (clk, reset : in Std-Logic;
        Q : out Std-Logic-Vector
              (size-1 downto 0));
end Johnson;

```

```


Architecture behavior of Johnson is
  Signal Qout : Std-Logic-Vector (size-1
                                   downto 0);
begin
  process (clk)

```

```

begin
if (reset = '1') then
    dout <= (other => '0');
elsif clk'event and clk = '1' then
    dout(0) <= not dout(size-1);
    for i in 1 to size-1 loop
        dout(i) <= dout(i-1);
    end loop;
end if;
end process;
Q <= dout;
end behaviour;

```



logic diagram

library ieee;
 use ieee.std-logic-1164.all;
 entity downcount is

port (clk, L : in std-logic;

//_

```
q : out integer range 0 to 3);  
end downcnt;
```

Architecture behaviour of downcnt is

```
Signal Count : integer := 3;
```

```
begin
```

```
process (clk)
```

```
begin
```

```
if clk' event and clk = '0' then
```

```
if L = '1' then
```

```
Count <= Count;
```

```
else
```

```
Count <= Count - 1;
```

```
end if;
```


```
end if;
```

```
end process;
```

```
q <= Count;
```

```
end behaviour;
```

The Counter describes a 4-bit ripple down Counters. it has two input clk and L and one output q. The Signal Count is declared in the architecture body for decrement operation. On the true clock edge if L = 1, the Counter is ~~loaded~~ loaded with the value Count (i.e. 3 in this case) and if L = 0 the Signal Count is decremented. The value of Count is assigned to the output q at the end of code.




VHDL Code for Asynchronous Decade
(mod 10) Counter

```
library ieee;
use ieee.std_logic_1164.all;
entity decade is
    Port ( clk, clr: in std_logic;
          q: out integer range 0 to 9);
end decade;
```

Architecture behavior of decade is

```
Signal temp: integer range 0 to 9;
begin
    process (clk, clr)
    begin
        if (clr = '1' or temp >= 9) then
```

(10) 10 00 (10/10) 2



```
temp <= 0;  
elseif Ck' event and Ck = '1' then  
    temp <= temp + 1;  
end if;  
end process;  
Q <= temp;  
end behavior;
```

10/11

Q. What is meant by FPGA? Describe the FPGA Architecture?

Ans. FPGA (Field Programmable Gate Array)
An FPGA is a Semiconductor device that can be programmed and reprogrammed to perform specific logic functions. Unlike microprocessors which execute software instructions sequentially, FPGA allow parallel execution of multiple tasks. making them highly efficient for applications requiring high speed data processing.

The FPGA Consists of Several Key Components.

① Configurable Logic blocks (CLB's)

These blocks contains logic elements like look up tables, multiplexer and flip flops they can be programmed to perform various logic function.

② Inter Connects →

A Network of programmable routing channels that connect CLB's.

Allow the designers to customize data flow b/w logic elements.

- ③ Input/output blocks → Provide an interface between FPGA and external devices. Support various Voltage levels and Signaling Standards.

These interface the FPGA with the outside world, allowing it to receive input signals & send out signals.

- ④ Specialized Blocks → FPGAs often include specialized block like digital signal processing (DSP) blocks, blocks RAM's & embedded processors, which can be used for specific applications.

- ⑤ Global Switch matrix (GSM) → This is a network of interconnects that allows signals to be routed between different parts of the FPGA, including CLB's, DSP blocks, & RAM blocks.

- ⑥ Routing channels → These are the paths that signals take to travel between different blocks within the FPGA.

⑦ Logic elements → These are the basic building blocks of logic functions, ranging from simple Combinational logic to Complex embedded Processors.

⑧ Configuration memory → FPGA's use

Configuration memory to store the user's design. which is then used to reprogram the logic elements & InterConnects.


Types of FPGA's

FPGA's can be based on different technologies such as SRAM (Static Random Access memory), flash memory or anti-fuse technology.

FPGA → field : ability of the gate array to be programmed for a specific function by the user.

Array → indicate a series of columns & rows of gates that can be programmed by the end users.

larger & Complex devices.




Programmable InterConnect

- * LUT → (look up table)
- * memory devices that can be programmed to perform logic function.
- * it replaces the AND/OR array logic in a CPLD.

Logic Blocks →

- (1) It contains several logic elements.


★ Ten thousand logic elements in a single chip.



Logic elements →

★ Each logic element contains a 4-5/p LUT that can be programmed as logic function generators.

★ Using Cascade logic, an LUT can be expanded by cascading with LUT's in other logic elements.



FPGA Advantages & Disadvantages

Advantages

- ① Do Anything (micro Processor & MC)
- ② Super fast
- ③ field Programmable
- ④ Massively Parallel
- ⑤ High I/O Count

Disadvantages

- 1) Expensive
- 2) High Power
- 3) Volatile / Boot time
- 4) High PIN Count
- 5) Complicated
- 6) Many traps
- 7) Complex tools
- 8) Hard to choose/Compare
- 9) programming is not easy.