


U-1

Q1 → Draw the Y-chart & explain all the domains of VLSI.

Ans).

(Structural domain)



Behavioural domain:- It is created to analyze the design in terms of functionality, performance, compliance to given standards, & other specifications.

Structural domain:- A system is described in terms of subsystems. Here the diff subsystems & their interconnections to each other are listed for each level of abstraction.

Physical domain:- All IC's must be realized on a chip. The domain gives information on how the outputs can be seen in structural domain. There is information about the size, the shape & the physical placement.

The Y-chart consists of three major domains.

1. Behavioural domain
2. Structural domain
3. Geometrical Layout domain

- The design flow chart starts from the algorithm that describes the behavior of the target chip.
- The corresponding architecture of the processor is first defined.
- It is mapped onto the chip surface by floorplanning.
- The next design evolution in the behavioural domain defines ~~infinite~~ finite state machines (FSM's) which are structurally implemented with functional modules such as registers & arithmetic logic units.
- These modules are then geometrically placed onto the chip surface using CAD tools for automatic module placement followed by routing, with a goal of minimizing the interconnects area & signal delays.
- The 3rd evolution starts with a behavioural module description. Individual modules are then implemented with logic cells.
- At this stage the chip is described in terms of logic gates (Logic cells), which can be placed & interconnected by using a cell placement & routine program.
- The last evolution involves a detailed boolean description of logic cells followed by a transistor level implementation of logic cells & mask generation.

→ In standard cell based design, logic cells are already pre-designed & stored in a library for logic design use.

- Explain Regularity, Modularity & Locality.

1) Regularity :- Decomposition of a large system in simple and similar blocks as much as possible.

Ex :- Design of array structures consisting of identical cells such as parallel multiplication array.

2) Modularity :- In design means that the various functional blocks which make up the larger system must have well defined functions & interfaces.

→ It allows that each block or module can be designed relatively independently from each other.


→ All of the blocks can be combined with ease at the end of the design process, to form the large system.

→ The concept of modularity enables the parallelisation of the design process.

3) Locality :- The concept of locality also ensures that connections are mostly between neighbouring modules, avoiding long-distance connections as much as possible.

Q2 (1) What do you mean by abstraction level.

Ans) It could be defined as the amount of information an entity is hiding within it.



(2) VLSI design flow / Design hierarchy.

[System Verification]

function design



function Verification



logic design



logic Verification



circuit design



circuit Verification



Physical design



Physical Verification

- Hierarchical design.
 - Top-down design.
 - The initial work is quite abstract & theoretical & there is no direct connection to silicon until many steps have been completed.
 - Acceptable in modern digital system design.
 - Co-design with combining HW/SW is critical.
 - Similar to cell-based design flow.
 - Bottom-up design.
 - Start at the silicon or circuit level & builds primitive units such as logic gates, adders & registers as the first step.
 - Acceptable for small projects
 - Similar to full-custom design flow.

• Explanation of VLSI design flow.

1) System Spec's:- It is high level representation of the system.

The factors to be considered in this process include performance, functionality & interface.

2) Architectural design:- Design engineer design the architecture according to system Spec's.

3) Functional Verification:- functionality of design are identified.

It specify the hardware implementation of system

functionality. The outcome of functional design is usually a timing diagram.

4) Logic design:- In this, register allocation, logic & arithmetic operations of the design that represent the functional design are derived & tested this description is called RTL description. In this step, System Specification Spec's is expressed in hardware description language such as Verilog & VHDL.

5) Logic verification:- To Verify whether the Synthesis tool has correctly generated the gate-level netlist a verification should be done.

6) Circuit design:- In this step circuit is designed based on the logic design. The boolean expressions are converted into circuit representation by taking into consideration the power & speed requirement of original design.

7) Circuit Verification:- It is used to Verify the correctness & timing of each component. Dig. consists circuit elements such as gates & transistors.

8) Physical design :- The netlist is converted into physical geometric representation. Layout is representation of an IC in terms of planar geometric shapes which correspond to the patterns of metal oxide or Semiconductor layers that make up the components of the integrated circuit.

9) Physical Verification :- We perform it to check such as Layout Vs Schematic (LVS) & design rule check (DRC). DRC verifies whether the given layout satisfies the design rules provided by the fabrication firm. LVS is a major check. Layout is compared with the Schematic for verifying whether their functionally match or not.

Q. 5 → Discuss the physical design in details.

Ans)

1. Partitioning :- It can be done in the RTL design phase when the design engineer partitions the entire design into sub-blocks & then proceeds to design each module.
2. Floorplanning :- It determines the size, off shape & locations of modules in a chip & off as such it estimates the total chip area, the interconnects & delay. Computationally, VLSI floorplanning is an NP hard problems.
3. Placement :- Placement is the process of finding a suitable physical location for each cell in the block. It does not just place the standard cell available in the synthesized netlist, it also optimizes the design. It will be driven based on diff criteria like timing driven, congestion driven, power optimization.
4. Routing :- Making physical connections bet signal pins using metal layers are called routing. Routing is the stage after CTS & optimization where exact paths for the interconnections of standard cells & macros & I/O pins are determined.

प्रयोग क्र.: _____

दिनांक : _____

Q1(1) → front-end and back-end tools.

Ans → Front-end :- Xilinx, altera.

Back-end :- Synopsis, Cadence.

(2) → Merits & demerits of full custom & semi-custom design.

Ans]

Full custom :-

Merits

- (A) Compact designs
- (B) Improved electrical characteristics.

Demerits

Very time consuming
More power prone.

Semi-Custom :-

Merits

- (A) Well tested standard cells which can be shared between users.
- (B) Good for bottom-up design.

Demerits

Can be time consuming to built-up standard cells.

Expensive in the short term.

शिक्षक के हस्ताक्षर : _____

Q → Diff bet Full & Semi Custom

Full

Semi

- 1) All mask layers are customized in full custom design.
- 2) Layouts are designed specifically. Design doesn't use pre-tested cells.
 - Uses pre designed logic cell (gates, mux) known as Std cell.
 - Widely used, more cost, low performance.
- 3) Less cost, high power
 - Design time & complexity less.
- 4) Design time more, complexity more.
 - Design uses pre-tested cell.
- 5) I.P.
 - Digital logics.

- Modelling

It plays a significant role in the efficient simulation of VLSI circuits. By simplifying the models used to analyze these circuits, it is possible to perform transient analyses with reasonable accuracy at speeds of one or two orders of magnitude faster than in conventional circuit simulation programs.

Types :-

- (1) Gate-level modeling
- (2) Data flow modeling
- (3) Behavioural modeling
- (4) Mixed design style modelling

- Simulation

It plays an important role in the design of integrated circuits. Using it, a designer can determine both the functionality and the performance of a design before the expensive and time-consuming step of manufacture.

Types :-

- (1) Discrete event simulation
- (2) Dynamic simulation
- (3) Process simulation.

- Synthesis / logic synthesis.

It is in VLSI is the process of converting your program into a circuit. In terms of logic gates, synthesis is the process of translating an abstract design into a properly implemented chip.

Types :-

- (1) Logical Synthesis
- (2) Physical Synthesis

Synthesis Step :-

- (1) Translation
- (2) Logic optimization
- (3) Gate level mapping
- (4) Final optimization.

Q → Front-end & backend tools used in VLSI.

F.E. = Xilinx

B.E. = Cadence

• VLSI design styles.

1) Field-programmable gate array :-

→ Fully fabricated IC chip in which the interconnections can be programmed to implement different functions.

→ Has thousand of logic gates to implement any logic function.



→ These main components are :-

1) I/O buffer

2) Array of CLB's

3) Programmable interconnects

→ Used for fast prototyping, cost efficiency chip design especially for low volume application.




2) Gate Array design.


→ The transistors are fabricated in the silicon wafers but the interconnects are not fabricated.

→ The metal mask layers are customized to define the interconnections bet. the transistors for a targeted functionality.


These types of GAD :-

(A) Channelled.






(b) channel-less.



(c) Structured

3) Standard cell based design.

- Uses the pre-designed, pre-tested & characterized standard cells.
- The standard cells includes basic logic gates such as AND, OR, NAND, etc.
- Some mega cells such as multiplexer, full adder, decoder, etc. blocks
- Sequential elements such as D-FF, register etc.
- I/O buffers and some special cells.
- All these standard cells are designed, tested & characterized & put it in a database, called standard cell library.



4) Full custom design.

- Designers do not use pre-designed standard cell library.
Instead, they design the entire chip from scratch.
- As each & every part is designed. The chips are highly optimized for area, power & delay.
- Superior to any other design style.
- But cycle time is very high compared to other design.

5) Semi Custom design.

- Almost all the basic building blocks are used from the standard library.
- Only few cells are designed from the beginning which are not available in the standard cell library or to be optimized for a specific target.
- This approach is faster compared to full custom design but slower than standard cell based design.
- Performance wise it is better than standard cell based design but inferior to the full custom design.

Parameters

Full

Semi

FPGA.

1. Time to market

more

< >

min

2. Cost

more

< >

min

(by fabricating
single)

in b/w not

3. Performance

best (ASIC)

feasible

4. Area

min

in b/w

more.