

Q2 →

Discuss all the modelling supported by VHDL.

Ans.]

1) Data flow modelling :- It describes how data flows through the system. Data dependencies in a the description match those in a typical hardware implementation.

(B) A data flow description directly implies a corresponding gate level implementation.

2) Behavioural Mod :- (A) It describes a system's behaviour as a function in an algorithm fashion.

(B) It is the most abstract style. The description is abstract in the sense that it does not directly imply a particular gate level implementation.

3) Structural Mod :- It is most useful & efficient when a complex system is described as an interconnection of moderately complex design entities. This approach allows each design entity to be independently designed & Verified before being used in the higher level description.

4) Mixed Mod :- This level describes the logic in terms of registers & the RTL logic consists only of boolean eq for the combinational logic bet the registers.

Structural Mod:- For structure modelling, we deal with components & their interconnection.

Component XOR21

A, B : in std-logic

C : out std-logic

Component AND21

A, B : in std-logic

C : out std-logic

Component OR21

A, B, C : in std-logic

D : out std-logic

Signal S1, C1, C2, C3 std-logic

U1: XOR21 portmap (A, B, S1)

U2: XOR21 portmap (S1, C_{in}, Sum)

U3: AND21 portmap (A, B, C1)

U4: AND21 portmap (A, C_{in}, C2)

U5: AND21 portmap (B, C_{in}, C3)

U6: OR21 portmap (C1, C2, C3, Carry)

→ Library IEEE Library
use std-logic-1164.all
Entity

Q → What is VHDL?

→ Stands for Very high speed Integration circuit HDL. It is an IEEE standard hardware description language that is used to describe & simulate the behaviour of complex digital circuits.
ex:- Pulse generator, Priority encoder for 16 words, 8 bit RAM, etc.
It supports following features:- Design exchange, Readability, Documentation, Standardization.

Capabilities:-

- 1] The language supports flexible design methodologies: top down, bottom-up, or mixed.
- 2] It supports both synchronous & asynchronous timing models.
- 3] There is no need to learn a diff. language for simulation control. Test benches can be written using the same language to test other VHDL models.
- 4] The language has elements that make large scale design modeling easier, for ex, components, functions, procedures & packages.
- 5] Models written in this language can be verified by simulation since precise simulation semantics are defined for each language construct.
- 6] The language is publicly available, human readable, & above all, it is not proprietary.
- 7] Various digital modeling techniques such as finite state machine ~~readable, etc~~ and above all, ~~it~~ descriptions, algorithmic descriptions and boolean eq's can be modeled using the language.

Q5 → Write the VHDL code for the **full adder** using structural modelling.

Ans]


```

library IEEE;
use IEEE.STD-LOGIC-1164.ALL;
use IEEE.STD-LOGIC-ARITH.ALL;
use IEEE.STD-LOGIC-UNSIGNED.ALL;

entity HA is
    Port (A,B : in STD-LOGIC;
          S,C : out STD-LOGIC);
end HA;

architecture dataflow of HA is
begin

    S <= A XOR B;
    C <= A AND B;
end dataflow;
    
```



Truth table:-

Cin	B	A	Cout	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	0
1	0	1	1	1
1	1	0	1	0
1	1	1	1	1

Q4 VHDL Code for half-adder using structural mod.
(2).

```
library IEEE;
```

```
use IEEE.STD-LOGIC-1164.ALL;
```

```
use IEEE.STD-LOGIC-ARITH.ALL;
```

```
use IEEE.STD-LOGIC-UNSIGNED.ALL;
```

```
entity HA is
```

```
Port (A,B: in STD-LOGIC;
```


```
      S,C: out STD-LOGIC);
```

```
end HA;
```

```
S <= A XOR B;
```

```
C <= A AND B;
```

```
end datalow;
```



Truth Table:-

A	B	Carry	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Q → Diff bet HDL & High level language.

HDL

HLL

- | | | |
|----|--|---|
| 1) | A specialized computer language used to describe the structure & behavior of electronic circuits, most commonly, digital logic circuits. | A computer language used to write a set of inst. to allow the CPU to perform a specific task. |
| 2) | More complex | Not as complex |
| 3) | Verilog & VHDL are common examples. | Java, C, C++, Python, PHP, etc. |
| 4) | Describe the behavior of digital circuits | Helps to develop various applications. |

Q → Diff bet CPLD & FPGA.

CPLD


- 1) Stands for complex prog. logic device
- 2) CPLD provide highest performance, but they also contain fewer registers than FPGA's
- 3) CPLD consume more power than FPGA devices.
- 4) Process tech. are EPROM, EEPROM and FLASH.
- 5) CPLD doesn't require any memory store configuration program
- 6) CPLD's can implement large functions in one pass through logic array.
- 7) The no. of I/P - O/P pins offered by CPLD is significantly higher.

FPGA

- Stands for field prog. gate array.
- FPGA's are offered in a wide density range, from few thousand gates to several million gates.
- FPGA consumes less power than CPLD.
- Process tech. are SRAM, anti-fuse and EEPROM.
- FPGA invariably require one or more configuration PROM, depending on the size of FPGA used.
- FPGA's contain arrays of logic cells & are less functional than CPLD's.
- A no. of I/P - O/P pins offered on the FPGA are less than CPLD.

• Structure of CPLD:-

A CPLD comprises multiple PAL-like blocks on a single chip with prog. interconnect to connect the blocks.



Q → What are prog. logic devices.

Ans → A PLD is an individual programmable electronic chip which can be used as an element to build digital circuits that can be reconfigured.

Types:-

(A) Prog. Read only memory (PROM):- The I/P is fed into a fixed AND array which acts as the decoder, & then is processed through a programmable OR array before giving the O/P.

(B) Prog. Array Logic (PAL):- It comprises of a prog. AND array & then fixed OR array in that sequence. As such, the O/P of these devices would be the combination of the I/P in the form of Sum of products.

(C) Prog. Logic Array (PLA):- It comprises of two prog. AND & OR arrays one after the other, sandwiched between the I/P & O/P ports.

(D) CPLD

(E) FPGA

• Concurrent Statements

These are used to define interconnected blocks & processes that jointly describe the overall behaviour or structure of a design. Concurrent statements execute asynchronously with respect to each other.

Concurrent statements:-

- Block Statement
 - Process Statement
 - concurrent procedure call Statement
 - concurrent assertion Statement.
 - concurrent signal assignment Statement
 - component instantiation Statement
 - generate Statement.
-
- Block Statement groups together other concurrent statements.
 - Process Statement represents a single independent sequential process.
 - Additional concurrent statements provide convenient syntax for representing simple, commonly occurring forms of processes, as well as for representing structural decomposition and regular descriptions.

• Sequential Statement

- 4:1 multiplexer using behavioural.

entity MUX-SOURCE is

Port (S: in STD-LOGIC-VECTOR (1 downto 0);

I: in STD-LOGIC-VECTOR (3 downto 0);

Y: out STD-LOGIC);

end MUX-SOURCE

architectural behavioural of MUX-SOURCE is
begin

Process (S, I)

begin

if (S <= "00") then

Y <= I(0);

elseif (S <= "01") then

Y <= I(1);

elseif (S <= "10") then

Y <= I(2);


else

Y <= I(3);

end if;

end process;

end behavioural;



TT:-

I_0	I_1	I_2	I_3	S_0	S_1	Y
I_0	X	X	X	0	0	I_0
X	I_1	X	X	0	1	I_1
X	X	I_2	X	1	0	I_2
X	X	X	I_3	1	1	I_3