

- Review of MOS Transistor theory, second order effects, MOS Models, Scaling of MOSFETs, Operation of NMOS, PMOS, CMOS, BiCMOS, VTC, Noise Margins, power dissipation, speed area

U-4 - Basics of VLSI design, implementation of logic functions, rise time/fall time/delay time considerations, fan-in, fan-out, CMOS logic Structures: Domino logic, NP zipper Logic, CVSL, DVSL.

U-5 - FMS Design: State Machines, Mealey & Moore machines, state diagrams, state table reduction techniques for state tables, transition tables, design of sequential circuits using FSMs, VHDL coding for FSM's.

U-5

- FMS - finite state Machines :- Finite state Machines are widely used in modelling of application behavior (control theory), design of hardware digital systems, software engineering, compilers, Network protocols & linear computational linguistics.

1. Mealy Machine :- In a Mealy Machine, the outputs are a function of the present state and the value of the inputs. Accordingly the outputs may change asynchronously in response to any change in the inputs.





Fig :- Mealy type Machines



- 2) Moore Machine :- In a Moore Machine the outputs depend only on the present state.
- A combinational logic block maps the inputs & the current state into the necessary flip-flop units to store the appropriate next state just like Mealy Machine.
 - However, the outputs are computed by a combinational logic block whose inputs are only the flip-flop states outputs.
 - The outputs change synchronously with the state transition triggered by the active clock edge.



• Comparisons of the two Machine Types :-

- Consider a finite state Machine that checks for a pattern of '10' & asserts logic high when it is detected.
- The value stated on the arrows for Mealy Machine is of the form Z_i/X_i where Z_i represents input values & X_i represents output value.
- A Moore machine produces a unique output for every state irrespective of inputs.

- Accordingly the state diagram of the Moore Machine associates the o/p with the state in the form state-notation/output-value.
- The state transition arrows of Moore machine are labelled with the input value that triggers such transition.
- Since a Mealy Machine associates outputs with transitions, an output sequence can be generated in fewer states using Mealy machine as compared to Moore machine. The




Mealy & Moore state diagrams for '10' sequence detector

- Timing diagram :- To analyze Mealey & Moore machine timings, consider the following problem. A state-machine outputs '1' if the input is '1' for three consecutive clocks.

- State diagram :- The graphical representation of truth table is known as state diagram.

Mealy Machine

Ex - 1.



state diagram.

Q,,
[111] → three consecutive 1

State table :-

Present state		I/P	Next state		O/P
A(t)	B(t)		A(t+1)	B(t+1)	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	0	1

- this state is in don't care → 11

- output of Mealy Machine depend on current state & input

use K-Map.

AB	00	01	11	10
x				
0	0	0	X	0
1	0	1	X	1

$$A(t+1) = x.B + x.A$$

$$\Rightarrow x(A+B)$$

AB	00	01	11	10
x				
0	0	0	X	0
1	1	0	X	0

$$B(t+1) = x.A'B'$$

A' → x represent

A	B	x	Next state		Z
			A(t+1)	B(t+1)	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

A(t+1)

x	00	01	10	11
0	0	0	0	0
1	0	1	1	1

B(t+1)

x	00	01	10	11
0	0	0	0	0
1	1	0	1	1


$$A(t+1) \Rightarrow x.(A+B)$$

$$B(t+1) = x(B'+A)$$

AB

x	00	01	11	10
0	0	0	1	0
1	0	0	1	0



$$z = A.B.$$



- Draw the FSM state diagram for J-K flip flop & write VHDL code for it.

- J-K flip flop

state-diagram →



T.T.

Q	J	K	Q(H+1)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

- VHDL code for JK-flip flop:-

```

library ieee;
use ieee.std_logic-1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

```

```

entity JK-ff is
port (J,K,clock : in std_logic;
      Q,QB: out std_logic);
end JK-ff;

```

Architectural behavioral of JK-FF is


```

begin
PROCESS (CLOCK)
Variable TMP : std-logic ;
begin
if (CLOCK = '1' and CLOCK'EVENT) then
if (J = '0' and K = '0') then
TMP := TMP ;
else if (J = '1' and K = '1') then
TMP := not TMP ;
else if (J = '0' and K = '1') then
TMP := '0' ;
else
TMP := '1' ;
end if ;
end if ;
Q <= TMP ;
Q <= not TMP ;
end Process ;
end behavioral


```

Q. Design a mealy State Machine for a sequence detector that will detect a serial input sequence of 010.

- state diagram :-



- code assignment :-



- state table :-

Present states		i/p	Next states		Flip Flop Excitations		o/p
X	Y		X'	Y'	D _x	D _y	
0	0	0	0	0	0	0	0
0	0	1	1	0	1	0	0
0	1	0	0	0	0	0	0
0	1	1	0	0	0	0	1
1	0	0	0	1	0	1	0
1	0	1	1	0	1	0	0
1	1	0	X	X	X	X	X
1	1	1	X	X	X	X	X

xy	00	01	11	10
0	0	0	X	0
1	1	0	X	1

$$D_x = \bar{y} \cdot 1$$

xy	00	01	11	10
0	0	0	X	1
1	0	0	X	0

$$D_y = X \cdot \bar{1}$$

xy	00	01	11	10
0	0	0	X	0
1	0	1	X	0

$$Z = y \cdot 1$$

Circuits :-

